

A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits

A.Karthikeyan¹, S. Balaji*², R. Santhakumar³, S. Rajalakshmi⁴, P. Jayakrishnan⁵

Submitted: 10/09/2022

Accepted: 20/12/2022

Abstract: A new leakage reduction domino logic circuit with a charge pump and a transistor is proposed to improve the performance of the high fan-in circuits. The charge pump and two parallel connected transistors are used to improve the signal strength of the output and reducing the delay. Keeper transistor is used to restore the logic levels of the node. An additional transistor is used to reduce the leakage currents and reducing the power dissipation. The proposed circuit is also applied for domino OR logic function. The proposed technique has a lesser delay and power dissipation compared to the standard domino logic. The proposed technique is more suitable for high speed and low power domino OR logic and can be implemented to the high fan-in gates.

Keywords: Charge pump, domino logic, leakage reduction, Low power VLSI

1. Introduction

Low power consumption is essential for deep submicron CMOS based VLSI circuits. The increase in the power consumption of high-performance microprocessors also limits the performance and functionality. Low power operation is also essential for handheld devices for its extended battery life. Logic functions also need to be implemented for higher speed and low power. The performance of domino logic circuits is better compared to static CMOS design, due to its reduced noise margin [1]. Domino circuits are also used in high-speed applications for the implementation of high fan-in circuits. It is necessary to improve the performance of domino logic circuits for driving the high fan-in circuits. Body biasing the transistor also improves the performance of the circuits [2]. A high-speed low power domino logic circuit is proposed. The proposed circuit dynamically changes the threshold voltage of the keeper transistor by biasing the body of the keeper transistor [3]. Another variable threshold voltage keeper circuit is proposed for power reduction and speed enhancement. Here reverse body bias is applied to the keeper for increasing the threshold voltage and reducing the keeper contention current [4]. A novel design combining the low supply voltage keeper technique and low body voltage keeper is

proposed. The proposed technique improves the performance of high fan-in domino OR logic [5]. A diode footed domino circuit is designed for high performance, leakage tolerant, and low power. The performance of the proposed circuit is better than the conventional domino logic and is more suitable for scaled CMOS technologies [6]. Low power operation is essential for extended battery life. Devices have to be operated below the subthreshold to reduce power consumption. Operating the devices in the subthreshold region leads to leakage power dissipation. To satisfy these constraints transistors have to be operated at different threshold voltages. A technique for reducing the standby leakage power consumption without affecting the delay and power characteristics at active mode has been proposed [7]. The proposed technique uses sleep switches for reducing leakage and operates at dual threshold voltage [7]. Dual threshold voltage CMOS technology using PMOS sleep transistors reduces the subthreshold and gate oxide leakage in the domino logic circuit [8]. Leakage current characteristics were analyzed in the domino logic circuit. The results show that the conventional CHIH (clock signal and inputs are all high) state is only effective to suppress the leakage current at a high temperature other than high fan-in dominos [9]. The effect of dual threshold voltage technique (DTV) for low power domino logic is analyzed. DTV is more effective in reducing the total leakage and active power consumption for domino gates using different structures [10]. FINFETs are also used in the domino circuits to improve the overall performance of the circuit. A FINFET based process with temperature variation tolerant domino OR gate is designed. The proposed design achieves process and temperature variation tolerance with an increase in layout area [11]. Another low power FINFET based domino OR circuit is proposed. The proposed circuit has a maximum reduction in power consumption compared to the other recently proposed circuits [12]. Another FINFET based domino technique for low power, high speed, and reduced noise have been proposed. The proposed technique uses the current division technique for improving the performance

¹School of Electrical Engineering,
VIT University, Vellore, Tamilnadu – 632014, INDIA
ORCID ID: 0000-3343-7165-777X

²School of Electrical Engineering,
VIT University, Vellore, Tamilnadu – 632014, INDIA
ORCID ID: 0000-3343-7165-777X

³School of Electrical Engineering,
VIT University, Vellore, Tamilnadu – 632014, INDIA
ORCID ID: 0000-3343-7165-777X

⁴School of Electronics Engineering Engineering,
VIT University, Vellore, Tamilnadu – 632014, INDIA
ORCID ID: 0000-3343-7165-777X

⁵School of Electronics Engineering,
VIT University, Vellore, Tamilnadu – 632014, INDIA
ORCID ID: 0000-3343-7165-777X

* Corresponding Author Email: sbalaji@vit.ac.in

parameters [13]. A leakage tolerant domino circuit for low power and higher noise immunity has been proposed. The proposed circuit also utilizes the property of FINFET on the domino circuit for better performance [14]. FINFET based domino logic designs have lesser power consumption compared to the CMOS based conventional domino circuit [15]. Logic functions are implemented using the domino circuits. The Stacking effect reduces the leakage of the evaluation network of domino gates. A new leakage tolerant technique using the stacking effect has been proposed. The performance of the proposed technique is better for higher fan-in gates [16]. A new domino technique based on lector with footed diode inverter is proposed for reducing the gate oxide and subthreshold leakage currents [17]. Noise is another concern in domino logic circuits. A new domino circuit is proposed for higher noise immunity and reduced power [18]. Another domino logic circuit for higher noise immunity is proposed. The stacking of the NMOS transistor reduces the leakage current and power [19]. Noise immunity of domino logic can be improved by controlling the keeper transistor. A separate keeper controlling the network is used to improve noise immunity. This network turns ON or OFF the keeper transistor based on the requirement. The proposed design controls the keeper transistor and reduces delay, power, and improves noise immunity [20]. Controlling the keeper transistor of the domino logic circuit can increase the speed of operation [21, 22]. An additional PMOS keeper transistor is used in the keeper control circuit. This reduces the contention current and leads to high performance [21]. A high speed clock delay dual keeper domino circuit has two keeper devices used to reduce the contention current and increase the operating speed of the device [22]. Domino logic with the combination of current comparison domino logic and conditional high-speed keeper domino logic is proposed. The proposed combination improves the performance of domino logic in terms of delay, power, and noise immunity [23]. CNTFET based domino logic is proposed for the design of low-power domino circuits. The proposed technique has a maximum delay and power reduction compared to the current mirror footed domino logic [24]. A 4:1 multiplexer designed using a dual chirality technique is implemented into the CNTFET technology. The dual chirality technique can change the threshold voltage of the CNTFET based on the requirement. The proposed technique has more improvement in reducing delay and power consumption [25]. The clock gating technique is used to pass and bypass the clock signals for the active mode and standby mode respectively. This reduces the power dissipation in domino logic [26]. The major requirement of a domino logic circuit is to reduce the leakage currents and reduce power and delay. In this paper, we have proposed a new domino logic technique using a charge pump and an additional NMOS transistor. The charge pump improves the speed by increasing the voltage at the node. The NMOS transistor is connected such that to suppress the leakage currents and reduce the power dissipation. The proposed domino logic technique increases the speed and reduces the leakage power consumption. In this paper, chapter 2 discusses the working of standard domino logic circuit, chapter 3 discusses the operation of proposed domino logic circuit, chapter 4 consists of results and discussions and chapter 5 concludes the paper.

2. STANDARD DOMINO LOGIC CIRCUIT

Domino logic is developed to speed up the circuits. Domino circuits are widely used in high-speed applications for the implementation of high fan-in circuits [1]. However, domino circuits are vulnerable to noise. The noise sensitivity of domino circuits is due to their low switching threshold voltage, which is equal to the threshold voltage of NMOS devices in the evaluation network. Similar to the CMOS logic, domino logic has full swing voltage. Full swing voltage is essential for higher noise margins. The domino logic is especially used to overcome the problems in the dynamic CMOS gates [1]. Fig 1. Shows the standard domino logic circuit. During the precharge phase, the clock is low, transistor MP1 is ON and transistor MN1 will be OFF. The node N1 is charged to V_{DD} . Node N1 is connected to inverter IN1. The Output of IN1 V_{out} becomes low. V_{out} is directly connected to the gate of the keeper transistor MP2. Since V_{out} is low, transistor MP2 will also be ON and restore the node N1 to V_{DD} . During the evaluation phase the transistor MP1 is OFF and MN1 is ON and discharges the node N1 to low state. A low state to N1 also forces V_{out} to a high state and turning off the keeper transistor MP2.




Fig 1. Standard domino logic circuit

The major issue during the evaluation phase is the leakage currents that flow through the pulldown network despite the inputs in the pulldown network. These leakage currents induce power dissipation.

3. PROPOSED DOMINO LOGIC CIRCUIT

The circuit is divided into two sections, input section has precharge transistor MP1, inverter IN2, footer transistor MN1 and pulldown circuit of the logic to be implemented whereas the output section consists of a keeper transistor MP2, static inverter IN1, transistor MN2 for leakage current reduction, capacitor C_1 act as a charge pump and transistor MP3 and MP4 connected in parallel. Fig 2. Shows the proposed domino logic circuit. During the precharge phase, the clock is low transistor MP1 is ON and MN1 is OFF. Transistor MP1 pulls the node N1 to V_{DD} . The node N1 connected to IN1 forces the output V_{out} to low. The output of V_{out} connected to the gate of MP2 turns on MP2 and node voltage N1 stays at V_{DD} . At the same time the output of IN2 is high which starts charging the capacitor C_1 . Capacitor C_1 act as a charge pump. The node voltage N1 at high state turns off MP3 and MP4 and turns on the keeper transistor MN2. This passes a low input to the node N2. There is no chance of leakage currents from MP3 or MP4. The signal flow is also faster. The transistor MN2 is ON and suppresses the leakage currents by passing a logic 0 to the node N2. During the evaluation phase clock is high MP1 is OFF and MN1 is ON, pulling the node voltage N1 to low

based on the inputs of the pulldown network. A low at node N1 turns on the transistor MP3 and MP4 and turns off MN2. At the same time IN2 is forced to low state. A high to low transition discharges the capacitor C_1 towards node N2 also increasing the node voltage. The transistor MP3 and MP4 force the output voltage V_{out} to high state with its increased node voltage and reducing the delay. Now MP2 is OFF and maintains a low signal at node N1. This also forces the output V_{out} to logic 1. At the evaluation phase the transistor MN2 is isolated and MP2 is turned OFF. The output is forced to a high state by a parallel connected transistor that reduces the delay and dynamic power. The transistor MN2 passing a low signal to node N2 during the precharge phase and isolating the transistor MP3 and MP4 from the node voltage at N2. This reduces the leakage currents.




Fig 2. Proposed domino logic circuit

During the precharge phase, transistor MN2 is ON and blocks the signal from MP3 and MP4 and reducing the leakage. During the evaluation phase MN2 and MP2 are OFF. The output depends upon the transistor MP3 and MP4 with a boosted node voltage at N2. This increases the speed of the signal to the output and also completely able to turn OFF the keeper transistor MP2. The transistor MN2 is used to suppress the leakage current and reduce power. The proposed circuit controls the keeper transistor MP2 from turning ON during evaluation and also boosting the signal using a charge pump and reduces the delay and leakage power.

4. Results and Discussions

This section gives the results of the proposed domino logic circuit. To evaluate the effectiveness of the proposed technique, delay, power dissipation, power delay product of the proposed technique is compared with the standard domino logic (conventional), high-speed domino logic [13], and Lector with footed diode inverter [17]. The simulations are done at the 22nm technology node using spice software. The simulations are also extended for OR gate logic and their performance is also analyzed.





Fig. 3. Comparison of voltage and propagation delay for various load capacitances (a) $C_L=1fF$, (b) $C_L=4fF$.

Fig. 3. shows the comparison of voltage and propagation delay for various load capacitances. Scaling the voltage for reducing power increases the propagation delay. The propagation delay of the proposed domino logic is lesser for lower voltages compared to the standard domino logic and other domino logic styles. Fig. 3(a) to 3(b) shows the comparison of voltage and propagation delay for the load capacitance from $C_L=1fF$ and $C_L=4fF$. From the figure it is inferred that the propagation delay of the proposed domino logic is also lesser for lower voltage and higher load capacitance. This proposed domino logic is suitable for low power and higher load. This is mainly due to the transistor N2 used to reduce the leakage current and the charge pump is used to boost the signal strength of the proposed circuit to reduce the delay.





Fig. 4. Comparison of voltage and power dissipation for various load capacitances (a) $C_L=1fF$, (b) $C_L=4fF$.

Fig. 4. shows the comparison of voltage and power dissipation for various load capacitances. The proposed domino logic has lesser power dissipation for any voltages and higher load capacitances compared to the standard domino logic circuit and other domino logic circuits. This is due to the transistor N2 which passing a low

signal whenever it is ON and thereby reducing the leakage currents and reducing the power dissipation. Fig. 5 shows the power delay product of the proposed domino logic with the standard domino logic, high-speed domino logic [13], and Lector with footed diode inverter [17]. The power delay product of the proposed domino logic is better than the other domino logics for lesser voltages and higher loading conditions. The proposed domino logic is more suitable for subthreshold operation. The proposed logic is also extended for the two input OR gate by varying the load capacitance for a supply voltage of $V_{DD}=0.5V$.




Fig. 5. Comparison of voltage and power delay product for various load capacitances (a) $C_L=1\text{fF}$, (b) $C_L=4\text{fF}$.

The performance of the proposed logic is verified by increasing the fan-in conditions. The load capacitance is increased for higher fan-in conditions. The simulation is done by varying load capacitance, the delay and power dissipation performances are analyzed. While increasing the load capacitance for OR domino logic the propagation delay increases linearly.





Fig. 6. Comparison of Load capacitance with (a) propagation delay and (b) power dissipation for two input OR domino logic.

Fig. 6(a) show that the propagation delay of the proposed domino logic is lesser than the standard domino logic and lector with diode footed inverter [17] and propagation delay is higher than high speed domino logic [13]. Fig. 6(b) shows that the proposed domino logic has lesser power dissipation compared to the standard domino logic and other domino logic. This is due to the reduction of leakage current in the proposed domino logic. Table. 1 shows the comparison of power delay product for OR domino logic functions by varying the load capacitance. The proposed domino logic has a lower power delay product compared to the standard domino logic and other domino logic function for higher load capacitance.

Table 1. Comparison of power delay product for OR domino logic.

Load capacitance (fF)	Standard domino logic	High speed domino logic [13]	Lector with footed diode [17]	Proposed
1	0.236	0.273	0.283	0.170
2	0.583	0.515	0.607	0.360
3	0.922	0.902	0.994	0.613
4	1.284	1.161	1.213	0.966

These results show that the proposed domino logic is more suitable for implementing the logic functions at the subthreshold region and higher fan-out conditions.

5. Conclusion

A new leakage reduction circuit technique is proposed for a higher fan-in domino logic gate. The delay is reduced by using the charge pump and increasing the input voltage of the PMOS transistor to increase the signal strength. Power dissipation is reduced by reducing the leakage currents using an additional transistor. The proposed circuit controls the input of the keeper transistor. The proposed technique is also applied for two input domino OR gates. The power delay product of the proposed domino OR gate is lesser than the standard domino OR logic, high speed domino logic, and lector with footed diode logic. The proposed circuit is more suitable for wide fan-in OR gates and can be used for high speed and low power applications.

References

- [1]. J. M. Rabaey, A. Chandrakasan and B. Nikolic, "Digital Integrated circuits: A design perspective, "Second Edition. Prentice-Hall of India, India, 2016.
- [2]. A. Karthikeyan and P.S. Mallick, "Body-biased subthreshold bootstrapped CMOS driver, " *Journal of Circuits, Systems, and Computers*, vol. 28, no. 3, pp. 1950051-1- 1950051-16, 2019.
- [3]. V. Kursun and E. G. Friedman, "Domino logic with dynamic body biased keeper, "in *Proc. of the 28th European Solid-State Circuits Conference*, Florence, Italy, pp. 675-678, 2002.
- [4]. V. Kursun and E. G. Friedman, "Domino logic with variable threshold voltage keeper, " *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol.11, no. 6, India, 2003, pp. 1080-1093.
- [5]. G. Na et al, "Robustness aware high performance high fan-in domino OR logic design, " *Journal of Semiconductors*, vol. 30, no. 6, pp. 065005-1-065005-4, 2009.
- [6]. H. Mahmoodi-Meimand and K. Roy, "Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style, " *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 51, no. 3, pp. 495-503, 2004.
- [7]. V. Kursun and E. G. Friedman, "Sleep switch dual threshold voltage domino logic with reduced standby leakage current, " *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 5, pp. 485-496, 2004.
- [8]. Z. Liu and V. Kursun, "PMOS-only sleep switch dual-threshold voltage domino logic in sub-65-nm CMOS technologies, " *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 15, no. 12, pp. 1311-1319, 2007.
- [9]. N. Gong. et al, "Analysis and optimization of leakage current characteristics in sub- 65nm dual V_t footed domino circuits, " *Microelectronics Journal*, vol. 39, no. 9, pp. 1149-1155, 2008.
- [10]. J. H. Wang, et al, "Monte carlo analysis of a low power domino gate under parameter fluctuation, " *Journal of Semiconductors*, vol. 30, no. 12, pp. 125010-1-125010-5, 2009.
- [11]. V. Mahor and M. Pattanaik, "A state-of-the-art current mirror-based reliable wide fan-in FinFET domino OR gate design, " *Circuits, Systems and Signal Processing*, vol. 37, pp. 475-499, 2018.
- [12]. A. K. Dadoria, et al, "Ultra-low power FinFET-based domino circuits, " *International Journal of Electronics*, vol. 104, no. 6, pp. 952-967, 2017.
- [13]. S. Garg and T. K. Gupta, "A new technique for designing low-power high-speed domino logic circuits in FinFET technology, " *Journal of Circuits, Systems, and Computers*, vol. 28, no. 10, pp. 1950165 (1-22), 2019.
- [14]. A. K. Dadoria, et al, "Performance evaluation of domino logic circuits for wide fan-in gates with FinFET, " *Microsystem Technologies*, vol. 34, pp. 3341-3348, 2018.
- [15]. F. Moradi, et al, "Domino logic designs for high-performance and leakage-tolerant applications, " *Integration, the VLSI Journal*, vol. 46, no. 3, pp. 247- 254, 2013.
- [16]. F. Moradi, et al, "A new leakage-tolerant design for high fan-in domino circuits, in *Proc. of the 16th International conference on microelectronics*, ICM, Tunisian, 2004.
- [17]. T. K. Gupta and K. Khare, "Lector with footed-diode inverter: A technique for leakage reduction in domino circuits, " *Circuits, Systems, and Signal Processing*, vol. 32, pp. 2707-2722, 2013.
- [18]. M. Asyaei and F. Moradi, "A domino circuit technique for noise-immune high fan-in gates, " *Journal of Circuits, Systems, and Computers*, vol. 27, no. 10, pp. 1850151 (1-23), 2018.
- [19]. A. Kumar and R. K. Nagaria, "A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits, " *Integration, the VLSI Journal*, vol. 63, pp. 174- 181, 2018.
- [20]. A. K. Pandey, et al, "Analysis of noise immunity for wide OR footless domino circuit using keeper controlling network, " *Circuits, Systems and Signal Processing*, vol. 37, pp. 4599-4616, 2018.
- [21]. A. A. Angeline and V. S Kanchana Bhaaskaran, "High speed wide fan-in designs using clock controlled dual keeper domino logic circuits, " *ETRI Journal*, vol. 41, no. 3, pp. 383-395, 2019.
- [22]. A. A. Angeline and V. S Kanchana Bhaaskaran, "Design impacts of delay invariant high-speed clock delayed dual keeper domino circuit, " *IET Circuits, Devices & Systems*, vol. 13, no. 8, pp. 1134-1141, 2019.
- [23]. J. Muralidharan and P. Manimegalai, "Current comparison domino based CHSK domino logic technique for rapid progression and low power alleviation. " *International Journal of Electrical and Computer Engineering*, vol. 7, no. 5, pp. 2468-2473, 2017.
- [24]. Gupta, D. J. . (2022). A Study on Various Cloud Computing Technologies, Implementation Process, Categories and Application Use in Organisation. *International Journal on Future Revolution in Computer Science & Communication Engineering*, 8(1), 09-12. <https://doi.org/10.17762/ijfrcsce.v8i1.2064>
- [25]. Jang Bahadur, D. K. ., and L. . Lakshmanan. "Virtual Infrastructure Based Routing Algorithm for IoT Enabled Wireless Sensor Networks With Mobile Gateway". *International Journal on Recent and Innovation Trends in Computing and Communication*, vol. 10, no. 8, Aug. 2022, pp. 96-103, doi:10.17762/ijritcc.v10i8.5681.
- [26]. S. Garg and T. K. Gupta, "Low leakage domino logic circuit for wide fan-in gates using CNTFET, " *IET Circuits, Devices & Systems*, vol. 13, no. 2, pp. 163-173, 2019
- [27]. S. Garg, et al, "A 4:1 multiplexer using dual chirality CNTFET based domino logic in nano-scale technology, " *International Journal of Electronics*, vol. 107, no. 4, pp. 513-541, 2019.
- [28]. M. J. Traum, J. Fiorentine. (2021). Rapid Evaluation On-Line Assessment of Student Learning Gains for Just-In-Time Course Modification. *Journal of Online Engineering Education*, 12(1), 06-13. Retrieved from <http://onlineengineeringeducation.com/index.php/joee/article/view/45>
- [29]. S. Singhal, et al, "Power reduction in domino logic using clock gating in 16nm CMOS technology, in *Proc. of the 6th International Conference on Signal Processing and Integrated Networks (SPIN)*, Noida, India, 2019, pp. 274-277.
- [30]. Chawla, A. (2022). Phishing website analysis and detection using Machine Learning. *International Journal of Intelligent Systems and Applications in Engineering*, 10(1), 10-16. <https://doi.org/10.18201/ijisae.2022.262>