

## Analogy of Distinct Constructions of FinFET GDI Full Adder

Dilshad Shaik<sup>1,2</sup>, Sai Krishna Santhosh Gollapudi<sup>3</sup>

Submitted: 22/10/2022

Revised: 12/12/2022


Accepted: 06/01/2023

**Abstract:** In this work a diversification of adding methods including the engrossing of the proposed Fin-Field Effect Transistor technology, are analyzed. A variety of different Complementary Metal Oxide Semiconductor Full Adder reconstruction approaches have been analyzed for area, run time, potential and figure of merit. Study of facts has been examined for conventional circuits. Hypothetically sophisticated Fin-Field Effect Transistor Gate Diffusion Input adder, designed framework principles antiquated outstandingly improved the structure of full adder in contrast with the conventional methods. In this technique the Fin-Field Effect Transistor technology achieves 90%reduction of chip area, power is abated by 73% and run time is reduced compared to the referred full adder circuits. Synthesis results of proposed adder have been employed with the help of cadence Electronic Design Automation tool. The Proposed Fin-Field Effect Transistor Gate Diffusion Input adder leads to high performance, low path delay and reduce lack of synchronization

**Keywords:** CMOS, Fin-Field Effect Transistor, Full Adder, Gate-Diffusion input, Performance analysis, Power

### 1. Introduction

Optimization in Silicon chips has accomplished on the following circumstances: space, capacity and calibrate. Fin-Field Effect Transistor minimizing the zone of logic that occupied microchip length. This process exhausted in Register Transfer Level design and chip specific work design. The Fin-Field Effect Transistor has three dimensional structures, it has an effective sub-threshold slope and it offers significant betterment in speed and power delay product that can be suitable for modern Nano electronic circuits. Fin-Field Effect Transistor overcome the drawbacks of conventional Complementary Metal Oxide Semiconductor [1].The below figure.1 shows the three dimensional structure of Fin-Field Effect Transistor.



**Fig1.** Fin-Field Effect Transistor

Adder is the basic element in most of the province. Digital adder is classified into two classes. Full adder has a, b, Cin input terminals and sum, Cout output terminals, and the bits together

1 Koneru Lakshmaiah Education Foundation Vaddeswaram,  
Guntur

ORCID ID: 00 00000185033407

2 CMR Technical Campus, Hyderabad

ORCID ID: 00 00000185033407

3 Koneru Lakshmaiah Education Foundation Vaddeswaram,  
Guntur

added are called the addends and the output terminals known as sum and carry [5]. It can perform multiple tasks like addition, subtraction, multiplication. In this proposed work the full adder is designed using Fin-Field Effect Transistor Gate Diffusion Input technology in order to enrich the performance of adder compared to the referred adders.


In this paper we have deliberated and differentiated the engrossing familiar methodologies to implement a full adder. In this article we intended full adder by virtue of Fin-Field Effect Transistor [1], the pre-owned dimensions antiquated and importantly thus upgraded the accomplishment of full adder. The ability of computation unit is determined on the effectiveness of the adder [7]. To ameliorate the attainment of adder many structures are designed. Recommended adder design contrivances fewer transistors as it tenanted smaller region when correlated to the conventional designs.

In the conventional full adder configurations, innumerable intellection approaches employed. The extreme well known achievement for a comprehensive chip structure is potential utilization, acceleration and chip size. Various analytical methods turned out in the conventional adders to implement full adder cells. Individual methods has it's concede merits and demerits. The proposed Fin-Field Effect Transistor full adder improved upon the completion of the design with regard to potential utilization, space and acceleration [4]. The rest of the article is represented as following stage I working principle of Fin-Field Effect Transistor will be discussed, in II stage we will be introduced Gate Diffusion Input [9], in IV conventional adders will be discussed in this stage, in V stage the main structure of Fin-Field Effect Transistor Gate-Diffusion input. Adder will be discussed, in the VI stage simulation results will be expressed and in stage VII paper will be concluded.

### 2. Operation Procedure of 3-D FET

Operation procedure of 3-Dimensional Field Effect Transistor is homogeneous to that of a normal Metal Oxide Semiconductor Field Effect Transistor. The Metal Oxide Semiconductor Field Effect Transistor perhaps in the following modes these are enhancement mode and deflection mode for both p-channel and n-channel. Metal Oxide Semiconductor Field Effect Transistors. The mechanism exhibits greatest conduction during the time that

the potential is zero on the input side. As the potential alters to high level or low level, the conductivity of the medium decreases. Elevate quality reporting lacking of potential across the input terminal of Enhancement- Metal Oxide Semiconductor Field Effect Transistor, it fails to generate current. For high potential Enhancement-Metal Oxide Semiconductor Field Effect Transistor drive the current.



**Fig.2.** Symbols of Fin-Field Effect Transistor device

The critical attributes of this Fin-Field Effect Transistors are that the accomplishing medium is enclosed by a thin Si fin. This crates the structure of the device. The fins are the 3-Dimensional channel in the middle of the source and the drain terminals. They are assemble on top if silicon substrate. The gate terminal is enclosed around the channel. This permits establishment of several gate electrodes so as to bring down seeping current and augment the operating current. The evaluation of the transistor fin exhibits a critical responsibility in this evolution [7]. Additionally exploration is being initiated to reduce the size of Fin-Field Effect Transistor with respect to ameliorate capability. It is not worthy that 14nm is corresponding to the size of a virus. We have absolutely approach ambiguous in terms of scaling down a transistor.


### 3. Gate Diffusion Input

The Gate Diffusion Input is substitute configuration of transmission gate automation that features homogeneous to Complementary metal oxide semiconductor except in the potential apportioned to the input ports. The superior dominance of Gate Diffusion Input compared to standard Complementary metal oxide semiconductor pattern is as supervene-few transistors consequence in depleted potentiality and reduced time, halves the count of transistors so diminish space and auxiliary compound repercussions. The Gate Diffusion Input restrain ternary inputs G-Common gate input, N- Input to the source/drain, P-Input to the source/drain.

### 4. Literature Survey


The extinct design implemented with complementary Metal Oxide Semiconductors logic designs. The structure of components is positioned in a construction created by harmonious system. The following figure shows that the conventional adder accomplished by 28 transistors. The employment of considerable count of transistors consequence in excessive input loads, high power consumption and more space occupation on the chip [3].

Figure 4 shows the conventional Complementary Metal Oxide Semiconductor design based on Pass Transistor Logic.This design requires 14 transistors thus the complexity is more.



**Fig 3.** 28-Transistor Conventional Complementary Metal Oxide Semiconductor full adder

Transmission gate rational: pass transmission gates are single Field Effect Transistors's that progress the data connecting drain and source terminals in spite of a specified potential contribute standards[8]. Provided Full Adder cell employ transmission gate. There by representational 14 transistors utilized. Two pass transistors P-Channel Metal Oxide Semiconductor performs exclusive-OR operations of two inputs A and B, Another input Cin exclusive-ORed by using transmission gate. Uniformly carry will be takeout by pass transistor and transmission gate.



**Fig 4.** 14-Transistor Conventional Pass Transistor Logic full adder

A pass transistor, or bilateral key, is characterized as a thermionic component that will particularly obstruct or send a gesture magnitude from the transmitter to the receiver. A pass transistor, or bilateral key, is described as a voltaic constituent inevitable particularly obstruct or send a potential from the input to the load. This thin film controller is incorporated of a P transistor and N-channel metal oxide semiconductor transistor.

## 5. Proposed Adder

This paper proposes Fin-Field Effect Transistor and Gate Diffusion Input techniques are applied to design 1-bit full adder. A well-functioning transistor impotent is indispensable for forthcoming mechanization as a consequence the circuit premeditated. Gate Diffusion Input cell facilitates to lessen the count of devices to integrate by means of proposed procedure along the dual gate action deprive of self-esteem in potential and interval. Advanced device structure as shown in figure 5 provides multitudinous dominance over conventional Complementary Metal Oxide Semiconductor, especially ability to operate grater current as a consequence more acceleration, marginal dripping hence low potential so preferable portability and gauging of the device beyond 20nm technology. An advanced sophisticated Fin-Field Effect Transistor Gate Diffusion Input adder is presented to diminish the drift, power, delay and area. In this current work acclimated Fin- Field Effect Transistor.

In this article the full adder comprise limited transistors, these reduced transistors minimized the transition action and space. Deep observations of each circuit exhibiting the better progress by means of minimizing potential run time and Power delay product . Established Fin-Field Effect Transistor Gate Diffusion Input based Full Adder using Complementary Metal Oxide Semiconductor Logic Style, come to end that the Fin-Field Effect Transistor based Adder using Gate Diffusion Input Logic Style accommodating in various utilization with regard to compact, authentic, effective, ingest defenseless and accomplish inflated rate.




Fig 5. Schematic diagram of proposed 10-Transistor Fin-Field Effect Transistor Gate Diffusion Input full adder

## 6. Simulation Results

The simulation of the prospective full adder was accomplished using advanced 18nano meter device and analyzed with the conventional adders with a focus to enhance the potential and run time of the current device, that is, the power delay product has been minimized in the proposed adder. It was also observed that the leakage current is reduced 90% in this case. The energy utilization could be minimized by mainly decreasing the

transistors.[10] The simulation was carried out for assorting dispense potential ranging from 0.8 to 1.5 V in 18nm technology. Power dissipations and delay of all the adders can be seen in Table 1.

Table 1. Proposed VS Existed Technologies

Full Adder Technology	Transistor Count	Power Consumption	Delay (n sec)
Complementary Metal Oxide Semiconductor	28	550 $\mu$ w	14
Pass Transistor	14	16.7 $\mu$ w	10
Transmission Gate	16	6.9 $\mu$ w	11
Fin-Field Effect Transistor Gate Diffusion Input	10	20.22nw	12

From table 1 it is observed that the analysis performed in this case that the performance metrics of proposed Fin-Field Effect Transistor Gate Diffusion Input adder is recommended in portable and low power applications. It is also observed that it acquires least area compared to the conventional adders.

## 7. Conclusion

A conclusion might elaborate on the importance of the work or suggest applications and extensions. Regulated on the determinations, the 1-bit Fin-Field Effect Transistor based full adder was proven to be the moderate and adaptive in all key figures correlated to the standard circuits. With these means demonstrated that, with the help of advanced device in 1-bit full adder circuitry, it will ameliorate the accomplishment of the circuit. Nevertheless, the cell composition also forward to adequate the 1-bit full adder carries, as specified. The 1-bit Fin-Field Effect Transistor -based full adder has a diminished power, transmission time and average power scattering, power delay product and energy delay product. Consequently Fin- Field Effect Transistor technology has considerable benefits in efficiency and performances for 18 nm technology. It was also substantiated that the 1-bit complementary pass-transistor logic. Fin-Field Effect Transistor -based full adder executed remarkably with an optimized consignment of Power Delay Product and Energy Delay Product differentiated to standard circuits.

## Acknowledgements

This research was supported/partially supported by [CMR Technical Campus, Medchal, Donor]. I thank my guide from [Koneru Lakshmaiah Education Foundation] who provided insight and expertise that greatly assisted the research, although they may not agree with all of the interpretations/conclusions of this paper. I thank [Sai Krishna Santhosh Gollapudi, Associate Professor] for assistance with [Fin-Field Effect Transistor technique], for comments that greatly improved the manuscript.

## Author contributions

**Dilshad1 Shaik1:** Conceptualization, Methodology, Software, Field study, writing and editing.

**Sai Krishna Santhosh3 Gollapudi:** Data curation, Writing-Original draft preparation, Software, Validation. Field study Visualization, Investigation, Writing-Reviewing and Editing.

## References

1995.

- [1] Ch.RajeshBabu, T Venkatesh, E Jagadeeshwara Rao "Conventional Full Adder Fin-Field Effect Transistor Implementation using Transmission", International Journal of Advanced Trends in Computer Science and Engineering, Volume 7, No.6, November-2018.
- [2] RichaSaraswatl, ,Shyam Akashe2," Designing and Simulation of Full Adder Cell Using Fin-Field Effect Transistor Technique", International Conference on Intelligent System and Control,2013.
- [3] SaradinduPandal, ABanerjee,et.al, "Power and Delay Comparison in between Different types of Full Adder Circuits", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. I, Issue 3, September 2012, pp 168-172.
- [4] Walid Ibrahim, Azam Beg, and ValeriuBeiu, "Highly Reliable and Low-Power Full Adder Cell", 2011 11th IEEE International Conference on Nanotechnology Portland Marriott August, 2011.
- [5] Mariano Aguirre-Hernandez and Monico Linares-Aranda, "CMOS Full Adders for Energy-Efficient Arithmetic Applications", IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 19, No. 4, April 2011.
- [6] N. M. Chore, and R N. Mandavgane, "A Survey of Low Power High Speed I Bit Full Adder", Proceeding of the 12th International Conference on Networking, VLSI and Signal Processing, pp. 302-307, 2010.
- [7] Dan Wang, Maofeng Yang, Wu Cheng, Xuguang Guan, Zhangming Zhu, Yintang Yang, "Novel Low Power Full Adder Cells in 180nm CMOS Technology", 4th IEEE Conference on Industrial Electronics and Applications, ICIEA 2009, pp 430-433.
- [8] KeivanNavi and Omid Kavehei, "Low-Power and High-Performance 1- Bit CMOS Full-Adder Cell", JOURNAL OF COMPUTERS, VOL. 3, NO.2, FEBRUARY 2008, pp48-54.
- [9] VahidMoalemi and Ali Afzali-Kusha, "Subthreshold 1-bit Full adder cells in sub-100nm technologies", IEEE Computer Society Annual Symposium on VLSI (ISVLSI-07), Porto Alegre, Brazil, March, 2007.
- [10] S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energy- efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1309–1321, Dec. 2006.
- [11] S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energy- efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1309–1321, Dec. 2006.
- [12] K. Kim, K. K. Das, R V. Joshi, and c.-T. Chuang, "Leakage power analysis of 25-nm double-gate CMOS devices and circuits," IEEE Trans. Electron Devices, vol. 52, no. 5, pp. 980-986, May 2005.
- [13] K. Kim, K. K. Das, R V. Joshi, and c.-T. Chuang, "Leakage power analysis of 25-nm double-gate CMOS devices and circuits," IEEE Trans. Electron Devices, vol. 52, no. 5, pp. 980-986, May 2005.
- [14] Shin'ichiro Mutoh, TakakuniDouseki, Yasuyuki Matsuya, Takahiro Aoki, Satoshi Shigematsu, and Junzo Yamada [Members IEEE], "I-V Power Supply High-Speed Digital Circuit Technology with Multi-threshold-Voltage CMOS," IEEE journal of solid-state circuits, pp. 847-854, August