[1]
Erna, G. , Saidulu, V. , Srihari, G. and Rao, K.B. 2023. FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop. International Journal of Intelligent Systems and Applications in Engineering. 12, 2s (Oct. 2023), 420–434.