Anuradha M. Sandi, G.N.S. 2024. A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration. International Journal of Intelligent Systems and Applications in Engineering. 12, 3 (Mar. 2024), 767–775.