T Adithya Nag Venkat 2024. A Low-delay Configurable Register for FPGA using GDI Technique. International Journal of Intelligent Systems and Applications in Engineering. 12, 3 (Mar. 2024), 3799–3805.