Erna, G. .; Saidulu, V. .; Srihari, G. .; Rao, K. B. . FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop. Int J Intell Syst Appl Eng 2023, 12, 420-434.