Chiwande, S. S. .; Dakhole, P. K. . Ultra Efficient Reversible Logic Multiplier Design and Implementation for Low Power Application. Int J Intell Syst Appl Eng 2024, 12, 415-422.