M. S., N. .; A. M., V. P. . Design and Implementation of High Speed, Low Power LVDS Receiver Architecture in 18nm FINFET Process Technology. Int J Intell Syst Appl Eng 2024, 12, 229-239.