Anuradha M. Sandi, G. N. S. . A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration. Int J Intell Syst Appl Eng 2024, 12, 767-775.