T Adithya Nag Venkat. A Low-Delay Configurable Register for FPGA Using GDI Technique. Int J Intell Syst Appl Eng 2024, 12, 3799-3805.