(1)
Pankaj P. Prajapati. Sizing of Dual-Stage Operational Amplifiers through PVT-Aware Circuit Optimization in 0.18μm CMOS Technology. Int J Intell Syst Appl Eng 2024, 12, 1148-1155.