Raghunath B. H.; Aravind H. S. An Efficient FPGA-Based Dynamic Partial Reconfigurable Implementation. Int J Intell Syst Appl Eng 2023, 11, 183-192.