Erna, G. ., Saidulu, V. ., Srihari, G. ., & Rao, K. B. . (2023). FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop. International Journal of Intelligent Systems and Applications in Engineering, 12(2s), 420–434. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/3642