Sathyanarayana, R. ., Ramaswamy , N. K. ., & Ramaswamy, R. K. . (2023). An Efficient Low-Power Reconfigurable Model For CMOS-Based SRAM Using FPGA. International Journal of Intelligent Systems and Applications in Engineering, 12(1), 500–515. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/3948