Chiwande, S. S. ., & Dakhole, P. K. . (2024). Ultra Efficient Reversible Logic Multiplier Design and Implementation for Low Power Application. International Journal of Intelligent Systems and Applications in Engineering, 12(10s), 415–422. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4390