Kumar C., A. ., G. R., P. ., G. R., P. ., R., A. ., B. P., P. K. ., S., H. ., & Vaishnavi D. A., L. . (2024). Implementation of an Efficient and Reconfigurable Architecture for DCT on FPGA. International Journal of Intelligent Systems and Applications in Engineering, 12(10s), 597–604. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4412