M. S., N. ., & A. M., V. P. . (2024). Design and Implementation of High Speed, Low Power LVDS Receiver Architecture in 18nm FINFET Process Technology. International Journal of Intelligent Systems and Applications in Engineering, 12(15s), 229–239. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4738