Naddunoori, M. ., & M. , D. . (2024). Design of an Error Detection Fault Tolerant Arbiter for a Network on Chip. International Journal of Intelligent Systems and Applications in Engineering, 12(18s), 670–681. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/5022