Pankaj P. Prajapati. (2024). Sizing of Dual-Stage Operational Amplifiers through PVT-Aware Circuit Optimization in 0.18μm CMOS Technology. International Journal of Intelligent Systems and Applications in Engineering, 12(4), 1148–1155. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/6360