Erna, G., V. Saidulu, G. Srihari, and K. Babu Rao. 2023. “FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop”. International Journal of Intelligent Systems and Applications in Engineering 12 (2s):420-34. https://ijisae.org/index.php/IJISAE/article/view/3642.