L. S., Ravi, and Naveen K. B. 2024. “Efficient Design of Configurable Logic Block With Customized LUT Using Reversible Fault Tolerant Gates”. International Journal of Intelligent Systems and Applications in Engineering 12 (16s):217-26. https://ijisae.org/index.php/IJISAE/article/view/4810.