Anuradha M. Sandi, Gutti Naga Swetha,. 2024. “A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration”. International Journal of Intelligent Systems and Applications in Engineering 12 (3):767-75. https://ijisae.org/index.php/IJISAE/article/view/5355.