T Adithya Nag Venkat. 2024. “A Low-Delay Configurable Register for FPGA Using GDI Technique”. International Journal of Intelligent Systems and Applications in Engineering 12 (3):3799-3805. https://ijisae.org/index.php/IJISAE/article/view/6056.