Erna, G. ., Saidulu, V. ., Srihari, G. . and Rao, K. B. . (2023) “FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop”, International Journal of Intelligent Systems and Applications in Engineering, 12(2s), pp. 420–434. Available at: https://ijisae.org/index.php/IJISAE/article/view/3642 (Accessed: 3 July 2024).