M. S., N. . and A. M., V. P. . (2024) “Design and Implementation of High Speed, Low Power LVDS Receiver Architecture in 18nm FINFET Process Technology”, International Journal of Intelligent Systems and Applications in Engineering, 12(15s), pp. 229–239. Available at: https://ijisae.org/index.php/IJISAE/article/view/4738 (Accessed: 22 July 2024).