Anuradha M. Sandi, G. N. S. . (2024) “A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration”, International Journal of Intelligent Systems and Applications in Engineering, 12(3), pp. 767–775. Available at: https://ijisae.org/index.php/IJISAE/article/view/5355 (Accessed: 22 July 2024).