T Adithya Nag Venkat (2024) “A Low-delay Configurable Register for FPGA using GDI Technique”, International Journal of Intelligent Systems and Applications in Engineering, 12(3), pp. 3799–3805. Available at: https://ijisae.org/index.php/IJISAE/article/view/6056 (Accessed: 22 July 2024).