Raghunath B. H. and Aravind H. S. (2023) “An Efficient FPGA-Based Dynamic Partial Reconfigurable Implementation”, International Journal of Intelligent Systems and Applications in Engineering, 11(1s), pp. 183–192. Available at: https://ijisae.org/index.php/IJISAE/article/view/2471 (Accessed: 2 May 2024).