[1]
R. S. . Vethamuthu and S. . S., “Novel Test Point Insertion Mechanism Using Timing Aware Analysis to Target the Challenges in High Complex SOC Designs”, Int J Intell Syst Appl Eng, vol. 11, no. 9s, pp. 528–539, Jul. 2023.