G. . Erna, V. . Saidulu, G. . Srihari, and K. B. . Rao, “FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop”, Int J Intell Syst Appl Eng, vol. 12, no. 2s, pp. 420–434, Oct. 2023.