S. S. . Chiwande and P. K. . Dakhole, “Ultra Efficient Reversible Logic Multiplier Design and Implementation for Low Power Application”, Int J Intell Syst Appl Eng, vol. 12, no. 10s, pp. 415–422, Jan. 2024.