N. . M. S. and V. P. . A. M., “Design and Implementation of High Speed, Low Power LVDS Receiver Architecture in 18nm FINFET Process Technology”, Int J Intell Syst Appl Eng, vol. 12, no. 15s, pp. 229–239, Feb. 2024.