[1]
M. . Naddunoori and D. . M., “Design of an Error Detection Fault Tolerant Arbiter for a Network on Chip”, Int J Intell Syst Appl Eng, vol. 12, no. 18s, pp. 670–681, Mar. 2024.