G. N. S. . Anuradha M. Sandi, “A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration”, Int J Intell Syst Appl Eng, vol. 12, no. 3, pp. 767–775, Mar. 2024.