T Adithya Nag Venkat, “A Low-delay Configurable Register for FPGA using GDI Technique”, Int J Intell Syst Appl Eng, vol. 12, no. 3, pp. 3799–3805, Mar. 2024.