Pankaj P. Prajapati, “Sizing of Dual-Stage Operational Amplifiers through PVT-Aware Circuit Optimization in 0.18μm CMOS Technology”, Int J Intell Syst Appl Eng, vol. 12, no. 4, pp. 1148–1155, Jul. 2024.