[1]
Hameed Ul Hassan Mohammed, “Design for Testability (DFT) Techniques in Modern VLSI Chips ”, Int J Intell Syst Appl Eng, vol. 7, no. 4, pp. 285 –, Aug. 2019.