[1]
D. . S, V. G. . K. S, J. Johnsi J, and B. . S, “Design an Efficient Braun Multiplier Using KSA Based CMOS Logics”, Int J Intell Syst Appl Eng, vol. 10, no. 3, pp. 423–429, Oct. 2022.