Raghunath B. H. and Aravind H. S., “An Efficient FPGA-Based Dynamic Partial Reconfigurable Implementation”, Int J Intell Syst Appl Eng, vol. 11, no. 1s, pp. 183–192, Jan. 2023.