[1]
R. . Sathyanarayana, N. K. . Ramaswamy, and R. K. . Ramaswamy, “An Efficient Low-Power Reconfigurable Model For CMOS-Based SRAM Using FPGA”, Int J Intell Syst Appl Eng, vol. 12, no. 1, pp. 500–515, Dec. 2023.