[1]
G. D. C. . Thumbur Gowri, “A Novel Zipper Logic Based Hybrid 1-Bit Full Adder Circuit Design”, Int J Intell Syst Appl Eng, vol. 12, no. 21s, pp. 1301–1309, Mar. 2024.