Erna, G. ., V. . Saidulu, G. . Srihari, and K. B. . Rao. “FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop”. International Journal of Intelligent Systems and Applications in Engineering, vol. 12, no. 2s, Oct. 2023, pp. 420-34, https://ijisae.org/index.php/IJISAE/article/view/3642.