Anuradha M. Sandi, G. N. S. . “A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration”. International Journal of Intelligent Systems and Applications in Engineering, vol. 12, no. 3, Mar. 2024, pp. 767-75, https://ijisae.org/index.php/IJISAE/article/view/5355.