T Adithya Nag Venkat. “A Low-Delay Configurable Register for FPGA Using GDI Technique”. International Journal of Intelligent Systems and Applications in Engineering, vol. 12, no. 3, Mar. 2024, pp. 3799-05, https://ijisae.org/index.php/IJISAE/article/view/6056.