Pankaj P. Prajapati. “Sizing of Dual-Stage Operational Amplifiers through PVT-Aware Circuit Optimization in 0.18μm CMOS Technology”. International Journal of Intelligent Systems and Applications in Engineering, vol. 12, no. 4, July 2024, pp. 1148-55, https://ijisae.org/index.php/IJISAE/article/view/6360.