Erna, G., V. Saidulu, G. Srihari, and K. Babu Rao. “FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 2s (October 27, 2023): 420–434. Accessed July 22, 2024. https://ijisae.org/index.php/IJISAE/article/view/3642.