Alaspure, Dinubhau B., Swati Rajesh Dixit, and Jitendra S. Edle. “Design and Development of Parallel Vedic Processing Architecture through ASIC Design Methodology”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 10s (January 7, 2024): 477–486. Accessed July 22, 2024. https://ijisae.org/index.php/IJISAE/article/view/4396.