M. S., Nanditha, and Vijaya Prakash A. M. “Design and Implementation of High Speed, Low Power LVDS Receiver Architecture in 18nm FINFET Process Technology”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 15s (February 7, 2024): 229–239. Accessed July 22, 2024. https://ijisae.org/index.php/IJISAE/article/view/4738.