L. S., Ravi, and Naveen K. B. “Efficient Design of Configurable Logic Block With Customized LUT Using Reversible Fault Tolerant Gates”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 16s (February 23, 2024): 217–226. Accessed July 22, 2024. https://ijisae.org/index.php/IJISAE/article/view/4810.