Anuradha M. Sandi, Gutti Naga Swetha,. “A Low-Latency, Area-Efficient Convolution Network for FPGA Acceleration”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 3 (March 16, 2024): 767–775. Accessed July 22, 2024. https://ijisae.org/index.php/IJISAE/article/view/5355.